UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/561,451	12/20/2005	Jose De Jesus Pineda De Gyvez	NL 030713	6439	
65913 NXP, B.V.	7590 06/28/200	7.	EXAMINER		
NXPÎNTELLI	ECTUAL PROPERTY	DEPARTMENT	CHARIOUI, MOHAMED		
M/S41-SJ 1109 MCKAY	DRIVE		ART UNIT	PAPER NUMBER	
	N JOSE, CA 95131		2857		
		•	NOTIFICATION DATE	DELIVERY MODE	
			06/28/2007	ELECTRONIC	

# Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

		Application No.	Applicant(s)	<u>~</u> _
		10/561,451	PINEDA DE GYVEZ ET AL.	
	Office Action Summary	Examiner	Art Unit	
		Mohamed Charioui	2857	
Period fe	The MAILING DATE of this communication Reply	on appears on the cover sheet wi	th the correspondence address	
WHIO - Exte after - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR INCHEVER IS LONGER, FROM THE MAILINGS of time may be available under the provisions of 37 SIX (6) MONTHS from the mailing date of this communical period for reply is specified above, the maximum statutory under the reply within the set or extended period for reply will, be reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	NG DATE OF THIS COMMUNIC CFR 1.136(a). In no event, however, may a retion. period will apply and will expire SIX (6) MON y statute, cause the application to become AB	CATION.  Exply be timely filed  THS from the mailing date of this communication.  ANDONED (35 U.S.C. § 133).	
Status	·			
1) 🛛	Responsive to communication(s) filed or	n 20 December 2005.		
2a)□		☐ This action is non-final.		
3)	Since this application is in condition for a		ers, prosecution as to the merits is	
. —	closed in accordance with the practice u	•	• •	
Disposit	ion of Claims			
4)⊠	Claim(s) 1-11 is/are pending in the applic	cation.		
,—	4a) Of the above claim(s) is/are w			
5)□	Claim(s) is/are allowed.			
	Claim(s) <u>1-11</u> is/are rejected.			
	Claim(s) is/are objected to.			
	Claim(s) are subject to restriction	and/or election requirement.		
Applicat	ion Papers	·		
	The specification is objected to by the Ex	aminer		
· · · · · · · · · · · · · · · · · · ·	The drawing(s) filed on <u>20 December 200</u>		objected to by the Evaminer	
. ي	Applicant may not request that any objection	· · · · · · · · · · · · · · · · · · ·	•	
•	Replacement drawing sheet(s) including the			
11)□	The oath or declaration is objected to by			
	under 35 U.S.C. § 119			
		arajan mijarihdar 25 U.C.O. S	440(-) (-1) (6)	
	Acknowledgment is made of a claim for fo All b) Some * c) None of:	oreign priority under 35 U.S.C. §	119(a)-(d) or (1).	
a)	□ Some Collinating of the priority documents  1.    □ Certified copies of the priority documents.	umants have been received	•	
	2. Certified copies of the priority doct		anlication No	
	3. Copies of the certified copies of the		<del></del>	
	application from the International B	•	received in this National Stage	
* (	See the attached detailed Office action for	* **	received	
		a not of the continue copies not	COOIVOU.	
Attachmer	nt(s)			
	ce of References Cited (PTO-892)	4) Interview S	ummary (PTO-413)	
	ce of Draftsperson's Patent Drawing Review (PTO-9 mation Disclosure Statement(s) (PTO/SB/08)		)/Mail Date formal Patent Application	
	er No(s)/Mail Date	6) Other:		

Application/Control Number: 10/561,451

Art Unit: 2857

### **DETAILED ACTION**

#### Abstract

1. Abstract of the disclosure is objected to because it does not commence in a separate page.

A brief abstract of the technical disclosure in the specification must commence on a separate sheet, preferably following the claims, under the heading "Abstract" or "Abstract of the Disclosure." The sheet or sheets presenting the abstract may not include other parts of the application or other material. The abstract in an application filed under 35 U.S.C. 111 may not exceed 150 words in length. The purpose of the abstract is to enable the United States Patent and Trademark Office and the public generally to determine quickly from a cursory inspection the nature and gist of the technical disclosure. See MPEP 608.01 (b)

# Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-11 are rejected under 35 U.S.C. 102(e) as being anticipated by Reynick (U.S. Patent No. 6,714,032).

Application/Control Number: 10/561,451

Art Unit: 2857

As per claims 1-3 and 11, Reynick teaches applying a plurality of different DC power supply voltages to a circuit component under test, at least one of said power supply voltages being arranged to cause at least some of the elements of the circuit or component under test to operate in a predetermined region of operation; and measuring the quiescent current of said circuit or component as a result of application of said power supply voltages to generate a current signature representative of the operation of said circuit or component (see col. 6, lines 10-56 and col. 11, lines 14-40), the method being characterized in that said power supply voltages at which said quiescent current measurements are taken comprise selected distinct voltages, and comparing said generated current signature with a predetermined current 'signature representative of operation of a fault-free component or circuit so as to determine whether or not any faults are present in the component or circuit under test (see col. 6, lines 57-67).

As per claims 4 and 5, Reynick further teaches providing a single supply voltage means and ramping said supply voltage up to attain each of said selected power supply voltages, prior to measurement of the quiescent current (see col. 13, lines 25-58).

As per claim 6, Reynick further teaches a fault dictionary database is provided, and the method includes the further step of comparing a generated current signature with contents of such a database to diagnose one or more faults present in the circuitry under test (see col. 7, lines 20-46 and col. 8, lines 14-24).

Application/Control Number: 10/561,451

Art Unit: 2857

As per claims 7 and 8, Reynick further teaches a tolerance window is defined for the resultant quiescent current measurements for at least one the selected power supply voltages (see col. 8, lines 25-39 and col. 10, lines 10-40).

As per claims 9 and 10, Reynick further teaches a computer program for enabling the method of claim 1 to be performed (see col. 16, lines 32-46 and col. 20, lines 17-23).

### **Prior art**

3. The prior art made record and not relied upon is considered pertinent to applicant's disclosure:

Gattiker et al. ['222] disclose testing using independently controllable voltage islands.

Runas et al. ['077] disclose circuits, systems and methods for testing asic and ram memory.

Binkley et al. ['729] disclose method and apparatus for testing electronic circuits.

Wendell [601] discloses memory array sense amplifier test and characterization.

Walker et al. ['389] disclose system and method for detecting quiescent current in an integrated circuit.

Ishibashi ['138] discloses semiconductor integrated circuit device.

## **Contact information**

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mohamed Charioui whose telephone number

Art Unit: 2857

is (571) 272-2213. The examiner can normally be reached Monday through Friday, from 9 am to 6 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eliseo Ramos-Feliciano can be reached on (571) 272-7925. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Mohamed Charioui

6/21/07

Hally Line HALVACHOLON PRIMARY EXAMINED 102877